Roll No. Total No of Pages: |3| 15502 M. Tech. I - Sem. (Main) Exam., Dec. - 2018 VLSI Design 1MVL2 VLSI Design

Time: 3 Hours

Maximum Marks: 100

Min. Passing Marks: 33

Instructions to Candidates:

Attempt any five questions, Marks of questions are indicated against each question. Draw neat and comprehensive sketches wherever necessary to clearly illustrate your answer. Assume missing data suitable if any and specify the same. Use of following supporting material is permitted during examination. (Mentioned in form No. 205)

1. NIL 2. <u>NIL</u>

Q.1 (a) What is Voltage boot strapping? Explain briefly.

[5]

http://www.mgsuonline.com

State the difference between ASIC and FPGA. (b)

[5]

What are various implementation strategies for digital IC's? Explain in (c) detail.

[10]

Define the logical effort. Q.2 (a)

[2]

(b) Consider a 5 mm long, 0.32 µm wide metal2 wire in a 180 nm process. The sheet resistance is 0.05Ω / \square and capacitance is 0.2 fF/ μ m. Construct a 3 – segment π model for the wire. [8]

Consider a process in which PMOS transistor have three times the effective (c) resistance of nMOS transistor. A unit invertor with equal rising and falling delays

[15502]

Page 1 of 3

[80]

in this process is shown in Figure 1. Calculate the logical efforts of a 2 – input NAND gate and 2 – input NOR gate if they are designed with equal rising and falling delays.




Figure - 1

Q.3 Draw the optimized layout of

(i)
$$Y = \overline{A}B + C\overline{D}E$$
 CMOS logic [10]


(ii)
$$Y = \overline{ABC} + \overline{DEF}$$
 CMOS logic [10]

nttp://www.mgsuonline.com

- Q.4 (a) Define Clock Skew and Jitter. Explain the different mechanism to minimize in synchronous circuits. [10]
 - (b) A flip flop is built from a pair of transparent latches using non overlapping clocks. Express the set up time, hold up time and clock to Q delay of flip flop in terms of latches timing parameters and t nonoverlap. [10]
- Q.5 (a) Draw the basic cell architecture of [10]
 - (i) Serial adder
 - (ii) Algorithmic shifter
 - (b) Estimate the minimum delay of 10:1024 decoder driving an electrical effortH = 20 using
 - (i) Static CMOS
 - (ii) Footless domino gates [10]

[15502] Page 2 of 3 [80]

- What is the need of sense amplifier in memories? Also draw its various forms and Q.6 (a) explain their operation. [10]
 - Determine the logic function F given in Figure -2. (b)



Design a circuit to implement the same logic function but using NOR [10] gates.

http://www.mgsuonline.com

- Design the Schmitt trigger using CMOS circuit. Also explain its working. Q.7 (a) [5]
 - What is the metastability in digital circuits? How it can be avoided. (b) [8]
 - [7] What are arbiters? Explain its operation also. (c)
- Q.8 Write short note on the following: (Any two) [20]
 - (i) Barrel shifter
 - Power dissipation in memories (ii)
 - (iii) Testability and fault detection

http://www.mgsuonline.com

Whatsapp @ 9300930012 Your old paper & get 10/-पुराने पेपर्स भैजे और 10 रुपये पार्ये, Paytm or Google Pay 社

[15502] Page 3 of 3 [80]